

**PCT**WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau


## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : <b>G06F 11/10</b>	<b>A1</b>	(11) International Publication Number: <b>WO 96/42053</b> (43) International Publication Date: 27 December 1996 (27.12.96)
(21) International Application Number: <b>PCT/US96/09635</b> (22) International Filing Date: <b>7 June 1996 (07.06.96)</b> (30) Priority Data: <b>08/488,615</b> <b>9 June 1995 (09.06.95)</b> <b>US</b> (71) Applicant: <b>HAL COMPUTER SYSTEMS, INC. [US/US];</b> <b>1315 Dell Avenue, Campbell, CA 95008 (US).</b> (72) Inventor: <b>SAXENA, Nirmal, R.; 3562 Willowpark Drive, San Jose, CA 95118 (US).</b> (74) Agents: <b>GOTLIEB, Charles, E. et al.; Fenwick &amp; West L.L.P., Suite 700, Two Palo Alto Square, Palo Alto, CA 94306 (US).</b>		(81) Designated States: <b>JP, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</b>  <b>Published</b> <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

(54) Title: **METHOD AND APPARATUS FOR DETECTING MEMORY ADDRESSING ERRORS**

## (57) Abstract

A method and apparatus allows for detection of addressing errors in an addressable memory device. Data bits may be transformed into an error code such as a Hamming code. Address parity is hashed into selected error code bits, and the result is stored. Upon retrieval, address parity is generated, and unhashed from the retrieved data, and the result is checked for errors, for example using conventional Hamming techniques. Address errors appear as data errors, allowing for detection of data and address errors using a single detector.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

METHOD AND APPARATUS FOR DETECTING MEMORY ADDRESSING ERRORSField of Invention

This invention relates to digital storage systems, and  
5 specifically to error detection capabilities in an addressable,  
digital memory system.

Related Applications

The subject matter of this application is related to the  
following applications:

10 application serial number \_\_\_\_\_ entitled  
"Method, System and Apparatus for Detecting Duplicate Entries in  
a Look-Up Table" filed on June 9, 1995 by Nirmal R. Saxena;

application serial number \_\_\_\_\_ entitled  
"Method, System and Apparatus for Efficiently Generating Binary  
15 Numbers for Testing Storage Devices" filed on June 9, 1995 by  
Nirmal R. Saxena;

application Serial Number \_\_\_\_\_ entitled "METHOD  
AND APPARATUS FOR ROTATING ACTIVE INSTRUCTIONS IN A PARALLEL  
DATA PROCESSOR" filed on June 1, 1995 by Sunil Savkar, Michael  
20 C. Shebanow, Gene W. Shen, and Farnad Sajjadian;

application Serial Number \_\_\_\_\_ entitled  
"PROGRAMMABLE INSTRUCTION TRAP SYSTEM AND METHOD" filed on June  
1, 1995 by Sunil Savkar, Gene W. Shen, Farnad Sajjadian, and  
Michael C. Shebanow;

25 application Serial Number 08/388,602 entitled "INSTRUCTION  
FLOW CONTROL CIRCUIT FOR SUPERSCALER MICROPROCESSOR" filed on  
February 14, 1995 by Takeshi Kitahara;

application Serial Number 08/388,389 entitled "ADDRESSING  
METHOD FOR EXECUTING LOAD INSTRUCTIONS OUT OF ORDER WITH RESPECT  
30 TO STORE INSTRUCTIONS" filed on February 14, 1995 by Michael A.  
Simone and Michael C. Shebanow;

application Serial Number 08/388,606 entitled "METHOD AND APPARATUS FOR EFFICIENTLY WRITING RESULTS TO RENAMED REGISTERS" filed on February 14, 1995 by DeForest W. Tovey, Michael C. Shebanow and John Gmuender;

- 5 application Serial Number 08/388,364 entitled "METHOD AND APPARATUS FOR COORDINATING THE USE OF PHYSICAL REGISTERS IN A MICROPROCESSOR" filed on February 14, 1995 by DeForest W. Tovey, Michael C. Shebanow and John Gmuender;

- 10 application Serial Number 08/390,885 entitled "PROCESSOR STRUCTURE AND METHOD FOR TRACKING INSTRUCTION STATUS TO MAINTAIN PRECISE STATE" filed on February 14, 1995 by Gene W. Shen, John Szeto, Niteen A. Patkar and Michael C. Shebanow;

- 15 application Serial Number 08/397,810 entitled "PARALLEL ACCESS MICRO-TLB TO SPEED UP ADDRESS TRANSLATION" filed on March 3, 1995 by Chih-Wei David Chang, Kioumars Dawallu, Joel F. Boney, Ming-Ying Li and Jen-Hong Charles Chen;

- 20 application Serial Number 08/397,809 entitled "LOOKASIDE BUFFER FOR ADDRESS TRANSLATION IN A COMPUTER SYSTEM" filed on March 3, 1995 by Leon Kuo-Liang Peng, Yolin Lih and Chih-Wei David Chang;

application Serial Number 08/397,893 entitled "RECLAMATION OF PROCESSOR RESOURCES IN A DATA PROCESSOR" filed on March 3, 1995 by Michael C. Shebanow, Gene W. Shen, Ravi Swami, Niteen Patkar;

- 25 application Serial Number 08/397,891 entitled "METHOD AND APPARATUS FOR SELECTING INSTRUCTIONS FROM ONES READY TO EXECUTE" filed on March 3, 1995 by Michael C. Shebanow, John Gmuender, Michael A. Simone, John R.F.S. Szeto, Takumi Maruyama and DeForest W. Tovey;

- 30 application Serial Number 08/397,911 entitled "HARDWARE SUPPORT FOR FAST SOFTWARE EMULATION OF UNIMPLEMENTED INSTRUCTIONS" filed on March 3, 1995 by Shalesh Thusoo, Farnad Sajjadian, Jaspal Kohli, and Niteen Patkar;

application Serial Number 08/398,284 entitled "METHOD AND APPARATUS FOR ACCELERATING CONTROL TRANSFER RETURNS" filed on March 3, 1995 by Akiro Katsuno, Sunil Savkar and Michael C. Shebanow;

- 5 application Serial Number 08/398,066 entitled "METHODS FOR UPDATING FETCH PROGRAM COUNTER" filed on March 3, 1995 by Akira Katsuno, Niteen A. Patkar, Sunil Savkar and Michael C. Shebanow;

- 10 application Serial Number 08/397,910 entitled "METHOD AND APPARATUS FOR PRIORITIZING AND HANDLING ERRORS IN A COMPUTER SYSTEM" filed on March 3, 1995 by Chih-Wei David Chang, Joel Fredrick Boney and Jaspal Kohli;

application Serial Number 08/398,151 entitled "METHOD AND APPARATUS FOR RAPID EXECUTION OF CONTROL TRANSFER INSTRUCTIONS" filed on March 3, 1995 by Sunil W. Savkar;

- 15 application Serial Number 08/397,800 entitled "METHOD AND APPARATUS FOR GENERATING A ZERO BIT STATUS FLAG IN A MICROPROCESSOR" filed on March 3, 1995 by Michael Simone;

- 20 application Serial Number 08/397,912 entitled "ECC PROTECTED MEMORY ORGANIZATION WITH PIPELINED READ-MODIFY-WRITE ACCESS" filed on March 3, 1995 by Chien Chen and Yizhi Lu; and

- 25 application Serial Number 08/398,299 entitled "PROCESSOR STRUCTURE AND METHOD FOR TRACKING INSTRUCTION STATUS TO MAINTAIN PRECISE STATE" filed on March 3, 1995 by Chien Chen, John R.F.S. Szeto, Niteen A. Patkar, Michael C. Shebanow, Hideki Osone, Takumi Maruyama and Michael A. Simone;

each of the above applications are incorporated herein by reference in their entirety.

#### Background of the Invention

- 30 Conventional digital addressable memory systems are subject to errors on both the data lines and the address lines. Errors may be caused by transients on the data and address lines on a memory card, as well as by other sources.

Error detection and correction codes, such as Hamming codes may be used to preserve data integrity. Information regarding Hamming and other codes may be found in Rao, T.R.N. & E. Fujiwara, *Error-Control Coding for Computer Systems*, Prentice Hall Series in Computer Engineering (Prentice-Hall, 1989).

Briefly, conventional Hamming theory conceptualizes the bits in each word to represent a vector, where the number of dimensions of the vector is equal to the number of bits in the word. Without the Hamming error code, each nearest pair of vectors is separated by no more than one unit, for example 00 is one unit from 01. The Hamming theory adds additional bits to the word, thereby allowing a greater space to represent the same number of vectors. For example, the data 01 may be mapped to the Hamming Code 00111 and data 00 may be mapped to the Hamming Code 00000, providing a three bit separation between the two binary data numbers. If one of the bits in the Hamming code is erroneously inverted, the resulting vector is corrected by adjusting it to equal the nearest vector. If two of the bits in the number are erroneously inverted, the error is detectible, though not properly correctible.

The number of bits which differ between the two nearest vector pairs is called the Hamming distance. Where  $d$  is the Hamming distance, the number of bit errors correctible is  $(d-1)/2$  and the number of bit errors detectible is  $d-1$ .

While storing the Hamming code preserves the integrity of the data, the address remains susceptible to corruption, resulting in the storage or retrieval of potentially valid data from the wrong memory address. Conventional memory circuits include parity circuitry to help ensure address integrity by generating and sending a parity bit on the address lines, and checking the parity bit as close to the memory chips as possible. However, it is undesirable to have parity checkers immediately adjacent to each memory chip for cost and space reasons.

Thus, the above address parity error detection approach remains susceptible to address errors which may be induced in

the circuitry between the parity checkers and the memory chips. Such errors may lead to address errors without detection by the parity checkers.

Another approach stores the address parity bit along with the Hamming code. When the data is read from a target address, the parity bit is read and compared with the parity of the target address to detect single bit address errors. However, this approach is undesirable because of the increased cost and space required to store the extra bit.

10                      Summary of Invention

In accordance with the present invention, a method and apparatus encodes the address parity into the stored data, providing address parity storage without requiring additional storage space or cost. When the data is read, only valid encoded parity bits are removed from the data, leaving invalid parity codes in the data to appear as errors. Because parity is stored with the data, even addressing errors which occur inside the memory chip are detectable.

### Brief Description of the Drawings

20        Figure 1 is a block schematic diagram of an apparatus which encodes the address parity bit into a Hamming Code for storage in an addressable memory device according to one embodiment of the present invention.

Figure 2 is a block schematic diagram of an apparatus which  
25 removes only valid address parity bit from, and detects errors  
in, several bits of a stored Hamming code upon retrieval from an  
addressable memory device according to one embodiment of the  
present invention.

Figure 3 is a flowchart illustrating a method of encoding  
30 the address parity bit into a set of data bits and removing a  
valid encoded address parity bit from several data bits  
according to one embodiment of the present invention.

Detailed Description of a Preferred Embodiment

Referring now to Figure 1, a device 101 is shown which accepts data at inputs 102 and addresses at inputs 104, generates a Hamming code and address parity, and encodes the address parity bit into two Hamming code bits. Conventional Hamming code generator 110 produces a Hamming Code containing bits 126, 128 and remaining bits 113 from data 112 to be stored. Conventional parity generator 115 generates a parity bit 117 from the memory address bits 114. The parity generator 115 may generate conventional even parity, conventional odd parity, or any other code to distinguish one set of addresses from another set. Exclusive-OR gates 122, 124 encode the address parity bit 117 from parity generator 115 into two bits 120 of the Hamming Code 113 for writing into the memory at the indicated address 104.

In one embodiment, two EXCLUSIVE-OR gates 122, 124 encode the address parity bit 117 onto any two bits 126, 128 of the Hamming Code 113, although the parity bit 117 may be encoded into any number of Hamming Code bits. When the address parity bit is encoded into a number of data bits greater than the detectable number of erroneous bits the detection device is made simpler as described below. For example, a double bit error detection, single bit error correction code uses two EXCLUSIVE-OR gates 122, 124 as shown in Figure 1.

The encoded bits 130, 132 and the remaining bits of the Hamming Code 134 are output at data outputs 136 to be stored in a memory device at the address indicated by address outputs 138. The two parity encoded Hamming bits 130, 132 replace the two original Hamming Code bits 126, 128, respectively for storage.

Referring now to Figure 2, an apparatus for detecting address errors and non-correctible Hamming errors in data read from a memory device is shown. An address from which to read the data is input at address input 208. Conventional parity generator 210 generates parity of the address to be read, and provides an input 212, 214 to each of the EXCLUSIVE-OR gates 216, 218. As described above, parity generator 210 may generate



conventional even parity, conventional odd parity, or any other scheme. Data stored as described above is read from memory device 234 and output onto lines 220, 222, 228. Hamming code bits 220, 222 onto which parity was encoded as described above are placed on lines 220, 228, and provide the second input to each EXCLUSIVE-OR gate 216, 218. The output 240, 242 of the EXCLUSIVE-OR gates 216, 218 are substituted in place of data bits on lines 220, 222 and, along with the remaining Hamming code bits 228 are input into conventional Hamming error detector 230 which asserts output 232 if a non-correctible error is detected. If, as described above, the parity is encoded into a number of bits greater than the correctible number of bits, and at least as large as the detectible number of bits, detection of single bit address errors may be accomplished at the same time and using the same apparatus to test non-correctible data errors.

Referring now to Figure 3, one embodiment of the method of the present invention is shown. Parity is generated from an address and an error code is generated from the data 308. In one embodiment, odd parity is generated 308. In another embodiment, even parity is generated 308. In another embodiment, both even and odd parity is generated 308. Any other similar method for generating a one bit or larger identifier for the address may also be used as a parity. In one embodiment, a Hamming code is generated as the error code 308. In another embodiment, a data parity bit is appended to the data in order to generate the error code 308. In another embodiment, no transformation is made the error code generated is equal to the data 308.

At least one bit is selected from the error code as the selected bits 310. In one embodiment, the number of selected bits is equal to the non-correctible number of bits of the Hamming code. The parity is hashed into the error code by exclusive-or-ing the parity bit and the selected bits of the error code, and substituting the result in place of the selected bits of the error code 312, 314. The resulting error code is stored in an addressable storage device such as a RAM memory array 316.

The stored error code is retrieved using a target address, and address parity is generated 318. The parity stored in the selected bits is unhashed by exclusive-or-ing the parity generated in step 318 with the selected bits to produce an  
5 unhashed error code 320. The error code is decoded 322 and then checked for errors 324. An error in the error code in at least as many bits as were selected may indicate an addressing error, and if fewer errors are detected, addressing errors may not have occurred 324, 326, 328.

10 In one embodiment, a Hamming code is used as the error code and a number greater or equal to the non correctible number of bits is used as the number of selected bits. This allows checking for addressing errors to be performed at the same time the data is checked for errors. A number of errors greater or  
15 equal to the hamming distance indicates bad data or improperly addressed data, allowing common error detection circuitry to be used to reject data which may have had errors on addressing lines during storage or retrieval.

What is claimed is:

1. An apparatus for encoding address verification information into a plurality of data bits comprising a first set and a second set, the apparatus comprising:
  - 5 a first input for accepting a plurality of address bits;
  - a parity generator having an input coupled to the first apparatus input and an output equal to the parity of the parity generator input;
  - a second input for accepting the plurality of data bits;
  - 10 an encoder having a first input coupled to the parity generator output, a set of second inputs coupled to receive the first set of data bits, the encoder for encoding the parity bit into the first set of data bits and presenting at a set of encoder outputs the set of parity bit encoded data bits; and
  - 15 a set of outputs coupled to a plurality of encoder outputs.
2. The apparatus of claim 1 wherein the encoder comprises a plurality of exclusive-or gates, each having a first input coupled to the first encoder input, a second input coupled to one of the set of second encoder inputs, and an output coupled to one of the set of encoder outputs.
- 20 3. The apparatus of claim 3 wherein the number of encoder exclusive or gates is at least as great as a non correctible Hamming number of the data bits.
4. The apparatus of claim 1 wherein the parity generator
- 25 output is odd parity of the parity generator input.
5. The apparatus of claim 1 wherein the parity generator output is even parity of the parity generator input.
6. An apparatus for detecting addressing errors from a plurality of data bits stored in an addressable memory device
- 30 having a plurality of address inputs and plurality of outputs, the apparatus comprising:

a plurality of address inputs coupled to receive a set of address bits and coupled to the addressable memory device address inputs;

5 a plurality of data inputs comprising a first set and a second set, the plurality of data inputs coupled to a plurality of the memory device plurality of outputs;

a parity generator having a set of inputs coupled to the address inputs and an output equal to the parity of the set of inputs;

10 a number of exclusive-or gates, each having a first input coupled to the parity generator output, a second input coupled to one of the first set of data inputs, and an output equal to the exclusive or of the first input and the second input; and

15 an error detector having a set of at least one input coupled to the output of at least one of the number exclusive-or gate outputs, and an output having a first state if the error detector detects an error condition and a second state if the error detector does not detect an error condition.

20 7. The apparatus of claim 6 wherein the error detector is a Hamming code error detector and the error condition occurs when the error detector input receives an invalid Hamming code.

8. The apparatus of claim 7 wherein the error condition occurs when the error detector input receives a non-correctible invalid Hamming code.

25 9. The apparatus of claim 6 wherein the parity generator generates even parity.

10. The apparatus of claim 6 wherein the parity generator generates odd parity.

30 11. A method of detecting errors in addressing a plurality of data bits, comprising the steps of:

generating a first parity of a first address;

encoding the first parity generated into a first number of  
at least one of the data bits;

storing the parity-encoded data bits;

using a second address to retrieve a second set of data  
5 bits;

generating a second parity of the second address;

decoding the second parity from a second number of at least  
one of the second set of data bits;

testing at least one of the decoded second set of data  
10 bits; and

responsive to the decoded second set of data bits having a  
value in a first set of values, indicating an error has  
occurred.

12. The method of claim 11 comprising the additional step  
15 of responsive to the decoded second set of data bits having a  
value in a second set of values, indicating no error has  
occurred.

13. The method of claim 11 wherein the first address is  
equal to the second address.

20 14. The method of claim 11 wherein the testing step  
comprises checking the decoded second set of data bits for a  
valid Hamming code.

15. The method of claim 11 wherein the first number  
comprises at least a non-correctible Hamming number of the first  
25 set of data bits.

16. The method of claim 11 wherein the second number is  
equal to the first number.

17. The method of claim 11 wherein the encoding step  
comprises exclusive-or-ing the first parity with at least one of  
30 the first set of data bits.

18. The method of claim 11 wherein the decoding step comprises exclusive-oring the second parity with at least one of the second set of data bits.

19. The method of claim 11 wherein the generating steps  
5 comprise generating even parity.

20. The method of claim 11 wherein the generating steps comprise generating odd parity.





Fig. 1

*Fig. 2*



3/3




Fig. 3

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 96/09635

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 6 G06F11/10

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 6 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	DE,A,26 55 653 (SIEMENS AG) 22 June 1978 see the whole document ---	1-20
X	EP,A,0 084 460 (TANDEM COMPUTERS INCORPORATED) 27 July 1983 see the whole document ---	1-20
A	US,A,5 345 582 (TSUCHIYA) 6 September 1994 -----	

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

### \* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

30 October 1996

Date of mailing of the international search report

06.11.96

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax (+31-70) 340-3016

Authorized officer

Absalom, R

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International Application No

PCT/US 96/09635

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE-A-2655653	22-06-78	NONE	
EP-A-84460	27-07-83	AU-B- 558156	22-01-87
		AU-A- 1138183	23-08-84
		CA-A- 1203027	08-04-86
		GB-A,B 2114335	17-08-83
		JP-C- 1739151	26-02-93
		JP-B- 4025580	01-05-92
		JP-A- 58171798	08-10-83
		US-A- 4672609	09-06-87
US-A-5345582	06-09-94	NONE	